Abstract-The constructions of optical buffers is one of the most critically sought after optical technologies in all-optical packet-switched networks, and constructing optical buffers directly via optical Switches and fiber Delay Lines (SDL) has received a lot of attention recently in the literature. A practical and challenging issue of the constructions of optical buffers that has not been addressed before is on the fault tolerant capability of such constructions. In this paper, we focus on the constructions of fault tolerant linear compressors and linear decompressors. The basic network element for our constructions is scaled optical memory cell, which is constructed by a 2 × 2 optical crossbar switch and a fiber delay line. We give a multistage construction of a self-routing linear compressor by a concatenation of scaled optical memory cells. We also show that if the delays, say d1, d2, . . . , dM , of the fibers in the scaled optical memory cells satisfy a certain condition (specifically, the condition in (A2) given in Section I), then our multistage construction can be operated as a self-routing linear compressor with maximum delay
I. INTRODUCTION
One of the key problems of optical packet switching is the lack of optical buffers as optical packets cannot be easily stopped, stored, and forwarded. To build high speed packet switches that scale with the speed of fiber optics, one needs to resolve conflicts among packets competing for the same resources. Traditionally, such conflicts are resolved by first converting optical packets into electronic packets, storing them in electronic buffers, and then converting electronic packets back into optical packets. Therefore, such an approach incurs tremendous overheads in both the O-E conversion and the E-O conversion, and hence could not fully exploit the transmission speed advantage of photons over electrons. As such, the design of optical buffers has become one of the most critically sought after optical technologies in all-optical packet-switched networks.
The only known way to "store" optical packets without converting them into other media is to direct them via a set of optical switches through a set of fiber delay lines so that the optical packets come out at the right place and at the right time. With recent advances in optical technologies, the constructions of compact and tunable optical buffers by using the so-called "slow light" technique [1] - [5] have been made feasible. As a result, the construction of an optical buffer may not be as bulky as one might expect, and the synchronization issue that is usually of practical concern may not be a critical design obstacle. As such, constructing optical buffers directly via optical Switches and fiber Delay Lines (SDL) has been recognized as one of the promising technologies for the design of optical buffers, and has received a lot of attention recently in the literature (see e.g., [6] - [25] and the references therein).
Early SDL constructions for optical buffers, including the shared-memory optical packet switch in [6] and CORD (contention resolution by delay lines) in [7] [8] , focused more on the feasibility of such an approach. On the other hand, recent advances in SDL constructions have shown that there exist systematic methods for constructing various types of optical buffers, including First-In-First-Out (FIFO) multiplexers in [9] - [11] and [17] - [20] , buffered packet switches in [11] [12] , FIFO queues in [19] , priority queues in [21] - [23] , and linear compressors, non-overtaking delay lines, and flexible delay lines in [25] .
A practical and challenging issue of the constructions of optical buffers that has not been addressed before is on the fault tolerant capability of such constructions. The reliability issue in the design of any network element is of great concern to a system designer and deals with the situation that some of the components of a network element may not function properly. Without taking the reliability aspect into consideration during the design process, a network element consisting of hundreds or thousands of components will be in a total breakdown even when only a single component fails to function properly. As such, the constructions of fault tolerant network elements are extremely important and challenging from a practical point of
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In this paper, we focus on the constructions of fault tolerant linear compressors and linear decompressors. As in most works in the SDL literature, we assume that packets are of the same size. Furthermore, time is slotted and synchronized so that every packet can be transmitted within a time slot. By so doing, packets can be "stored" in a fiber delay line with the propagation delay being an integer multiple of a time slot.
We will use scaled optical memory cells as basic network elements for the constructions of fault tolerant linear compressors and linear decompressors. A scaled optical memory cell that will be described in detail in Section II is constructed by a 2 × 2 optical crossbar switch and a fiber delay line. In Section II, we briefly review the construction of a linear compressor in [25] , and then we give a straightforward construction of a fault tolerant linear compressor. In Section III, we first show a two-stage construction of a linear compressor. Such a two-stage construction is recursively expanded to give a multistage construction of a self-routing linear compressor by a concatenation of scaled optical memory cells. We also derive the following condition on the delays, say
of the fibers in the scaled optical memory cells so that our multistage construction can be operated as a self-routing linear compressor with maximum delay 
. . , M − 1. Note that (A2) is more general than (A1) as (A2) reduces to (A1) when F = 0. Furthermore, we show an optimality result that our multistage construction with the fiber delays d 1 , d 2 , . . . , d M given by the generalized Fibonacci sequence of order F is the best among all constructions of a linear compressor that can tolerate up to F faulty scaled optical memory cells by using M scaled optical memory cells. Similar results for the constructions of fault tolerant linear decompressors are given in Section IV. Finally, conclusions are made in Section V.
II. A STRAIGHTFORWARD CONSTRUCTION OF A FAULT TOLERANT LINEAR COMPRESSOR
In our previous papers [19] [25], we used optical memory cells as basic network elements for the constructions of various types of optical queues. An optical memory cell (see Figure 1 ) is constructed by a 2 × 2 optical crossbar switch and a fiber delay line with one time slot (unit) of delay. To write a packet to the memory cell, set the 2×2 crossbar switch to the "cross" state so that the packet at the input link can be directed to the fiber delay line with one time slot of delay. Once the write operation is completed, the crossbar switch is then set to the "bar" state so that the packet directed into the fiber delay line keeps recirculating through the fiber delay line. To read out the information from the memory cell, set the crossbar switch to the "cross" state so that the packet in the fiber delay line can be directed to the output link. A scaled SDL element is said to be with scaling factor m if the delay of every delay line is m times of that in the original (unscaled) SDL element. One of the most important properties of SDL elements is the time interleaving property for scaled SDL elements in [17] : a scaled SDL element with scaling factor m can be operated as time interleaving of m (unscaled) SDL elements. For example, in Figure 2 , we show a scaled optical memory cell with scaling factor 2 as the length of the delay line in Figure 2 is twice of that in the original optical memory cell in Figure 1 . To operate a scaled optical memory cell with scaling factor 2 as time interleaving of two (unscaled) optical memory cells, one first partitions time into even and odd numbered time slots. For the even numbered time slots, one can set the connection patterns of the 2 × 2 optical crossbar switch in the scaled SDL element according to the read/write operation for one memory cell. Similarly, for the odd numbered time slots, one can set the connection patterns of the 2 × 2 optical crossbar switch in the scaled SDL element according to the read/write operation for the other memory cell. Now we review the definition and the construction of a linear compressor in [25] . 
and the following monotone and consecutive condition: As pointed out in [25] , the name, linear compressor, originates from its counterpart for space switches (see e.g., [26] [27]). The condition τ a (n) ≤ τ d (n − 1) means that the n th packet arrives before the (n − 1) th packet departs. If one defines a busy period of a linear compressor as the period of time that there are packets in the linear compressor, then the monotone and consecutive condition implies that the departures in a busy period are monotone and consecutive. Note that the packet that initiates a busy period can have an arbitrary delay (as long as its delay is not greater than the maximum delay).
It was shown in [25] that a linear compressor with maximum delay 2 M − 1 can be constructed by a concatenation of M scaled optical memory cells in Figure 3 . Moreover, such a construction is a self-routing linear compressor. Specifically, The problem with the self-routing linear compressor in Figure 3 is its fault tolerant capability. If one of the scaled optical memory cells does not function properly, then the construction in Figure 3 no longer works. To increase the reliability of the construction via a concatenation of scaled optical memory cells, we assume that each optical memory cell has a bypass circuit. The bypass circuit sets up a direct connection between its input link and its output link once a fault within an optical memory cell is detected. Such an optical memory cell will be called a fault/bypass optical memory cell in this paper. Even with fault/bypass optical memory cells, the construction in Figure 3 still does not work when one of the fault/bypass optical memory cells detects a fault.
To construct a linear compressor that can tolerate a failure of a fault/bypass optical memory cell, one may simply use two scaled optical memory cells for each stage of the construction (see Figure 4 ). As such, one can build a linear compressor with maximum delay 2 M − 1 that can tolerate one faulty optical memory cell by a concatenation of 2M scaled optical memory cells. In a similar way, one can build a linear compressor with maximum delay 2 M −1 that can tolerate up to F faulty optical memory cells by a concatenation of (F + 1)M scaled optical memory cells. In order to compare various constructions, we introduce the efficiency ρ for a construction of a linear compressor. Suppose that a linear compressor with maximum delay d is constructed by M scaled optical memory cells. Then its efficiency ρ is defined to be the ratio of log 2 (d + 1) to the number of scaled optical memory cells M used in the construction, i.e.,
For instance, the efficiency for the construction in Figure 3 is 1 and the efficiency for the naive construction that uses F + 1 scaled optical memory cells at each stage is only 1/(F + 1). However, the former construction cannot tolerate any failure of scaled optical memory cells, and the latter with a much lower construction efficiency can tolerate up to F failures of scaled optical memory cells. In Section III, we will show an optimal construction of a linear compressor that can tolerate up to F faulty scaled optical memory cells and has efficiency greater than 1/(F + 1).
III. AN OPTIMAL CONSTRUCTION OF A FAULT TOLERANT LINEAR COMPRESSOR

A. A Two-stage Construction of a Linear Compressor
In Figure 5 , we consider a two-stage construction of a network element. The first stage is a linear compressor with maximum delay d 1 , and the second stage is a linear compressor with maximum delay B and scaling factor d 2 . We will show that if d 2 ≤ d 1 + 1, then such a construction can be operated as a linear compressor with maximum delay Bd 2 +d 1 under the following operation rule: Figure 5 is started from an empty system. If Proof. According to Definition 1 for a linear compressor, we need to show that the network element in Figure 5 can realize all the mappings (or sample paths) that satisfy
Theorem 2 Suppose that the network element in
In other words, if (3) and (4) hold for all n, then under the assignment rule in (R1)
where n * is the last packet (in the busy period containing the n th packet) that departs before the n th packet from the same time interleaved linear compressor at the second stage. In the following, we divide the proof into three parts.
(i) First, we show that (5), (7), and (8) hold for all n. We consider the following two cases:
which implies that
It follows from (11), (3), and the assumption
Now we consider the following two cases:
In this case, we see from (R1) that
Using (12), τ a (n) ≤ τ c (n − 1), and (13) yields
As τ a (n) > τ a (n − 1), we also have
It then follows from (R1) that
As a direct result of (14), (13), and (12), we then have
In this case, we have from (R1) that
Using (12) and
From (R1), it follows that
In conjunction with (15) and (12), we then have
} be the index of the packet that initiates the busy period containing the n th packet. From (4), it follows that for all
Note that the d 2 time interleaved linear compressors at the second stage are connected to the output link of the linear compressor at the first stage periodically with period d 2 . If n − d 2 ≥ n 0 , then we have from (17) that n * = n − d 2 is the last packet (in the busy period containing the n th packet) that departs before the n th packet from the same time interleaved linear compressor at the second stage. As such, it follows from (17) that
On the other hand, if n − d 2 < n 0 , then the n th packet arrives at an empty linear compressor at the second stage and there is no need to check (9) .
We remark that Theorem 2 is a generalization of one of our previous results on the constructions of linear compressors in [25] that holds only for d 2 
As shown in [25] , the condition d 2 = d 1 +1 for the two-stage construction leads to the multistage construction of a linear compressor in Figure 3 . However, as we have shown in Section II, such a construction in Figure 3 does not have the fault tolerant capability. In contrast, in Section III-B and Section III-C, we will show that the general condition d 2 
B. A Multistage Construction of a Linear Compressor by a Concatenation of Scaled Optical Memory Cells
As it has been shown in [25] that an optical memory cell can be used as a linear compressor with maximum delay 1, it follows that the network element in Figure 6 is a special case of that in Figure 5 with B = 1. As such, it can be operated as a linear compressor with maximum delay
Linear compressor with maximum delay d1 We will show that such a construction can be operated as a self-routing linear compressor if the delay lines are chosen to satisfy the condition in (A1).
To specify the routing in such a construction, let x be the delay of the n th packet, i.e.,
recursively compute the M -vector I 1 (x), I 2 (x), . . . , I M (x) as follows:
and
The vector I 1 (x), I 2 (x), . . . , I M (x) obtained this way is called the C-transform of x in [20] . (R2) Let τ d k (n) be the departure time of the n th packet from the k th stage, k = 1, 2, . . . , M − 1. We set
for k = 1, 2, . . . , M − 1. It is known [20] that the C-transform has the unique representation property for all
As such, we also have from (21) that
In other words, the delay line of the k th scaled optical memory cell is traversed by the n th packet if I k (x) = 1. Figure 7 is started from an empty system. If (A1) holds, then under (R2) the construction in Figure 7 is a self-routing linear compressor with maximum delay
Theorem 3 Suppose that the network element in
Proof. We first show by induction that the network element consisting of the first k stages in Figure 7 can be operated as a linear compressor with maximum delay
As d 1 = 1, this holds trivially for k = 1 as an optical memory cell can be used as a linear compressor with maximum delay 1.
Suppose as the induction hypothesis that for some 1 ≤ k ≤ M − 1, the network element consisting of the first k stages in Figure 7 is a linear compressor with maximum delay
th stage is a linear compressor with maximum delay 1 and scaling factor d k+1 and
it then follows from Theorem 2 that the network element consisting of the first k + 1 stages in Figure 7 can be operated as a linear compressor with maximum delay Now we show that the construction in Figure 7 is a selfrouting linear compressor with the routing policy specified by (R2). Since the network element consisting of the first M − 1 stages in Figure 7 can be operated as a linear compressor with maximum delay Figure 7 
where x is the delay of the n th packet. Repeating the same argument yields
for k = 1, 2, . . . , M − 1. Figure 3 . For this particular case, the C-transform of x is simply the binary representation of x.
Example 4 (Binary representation) In particular, if we choose
d k = 2 k−1 for k = 1,
C. A General Construction of a Fault Tolerant Linear Compressor
K , the condition in (A1) is still satisfied even after up to F of the M optical memory cells are broken. As such, the network element in Figure 7 can still be operated as a linear compressor with maximum delay
after up to F of the M optical memory cells detect faults. We can easily calculate that the maximum delay for such a direct construction is
As a result, for F = 0, we have d i = 2 i−1 for i = 1, 2, . . . , M, and the construction efficiency is equal to 1. For F ≥ 1, the construction efficiency approaches 1 F +1 as M tends to infinity, namely, the asymptotic construction efficiency is equal to 1 F +1 . Although the construction efficiency for such a straightforward construction is much smaller than 1 as F becomes large, such a direct construction guarantees that the network element in Figure 7 can still be operated as a linear compressor with maximum delay
In the following theorem, we show how one constructs a linear compressor via fault/bypass optical memory cells that can tolerate up to F faulty optical memory cells and has construction efficiency greater than (26) for all k = 1, 2, . . . , M −F . Now we verify that (A1) still holds for the delays d 1 ,d 2 , . . . ,d M −F . As d i = 1 for i = 1, 2, . . . , F + 1, and F ≤ F , we have (26) and
From Theorem 3, the concatenation of the remaining M −F scaled optical memory cells can be operated as a self-routing linear compressor with maximum delay (26), it is also a self-routing linear compressor with maximum delay We show that such a sequence of delays satisfy the condition in (A2). Clearly, we have
. Now we argue by induction that
Suppose that (27) holds for some
Then we have 
D. An Optimal Construction of a Fault Tolerant Linear Compressor
In this section, we show that the construction by the generalized Fibonacci sequence of order F in Example 6 is the optimal construction that maximizes the construction efficiency among all the constructions that can tolerate up to F faulty optical memory cells by using M scaled optical memory cells .
Let d * i = 1 for all i = 1, . . . , F + 1, and let As the remaining scaled optical memory cells can be operated as a linear compressor with maximum delay d, we haved 1 = 1. Otherwise, a packet with delay equal to 1 can not depart at its departure time as this packet must be stored in one of the fibers and the delay of every fiber delay line is greater than 1 in this case.
Let j be the smallest positive integer less than M − F such thatd j+1 > j i=1d i +1. If there does not exist such a positive integer, let j = M − F . We claim that
We prove this claim by contradiction. Suppose that j is the smallest positive integer less than M − F such thatd j+1 > j i=1d i + 1. Consider the sample path that an arriving packet initiates a busy period at time t and with delay equal to 
We are now in a position to show that
We will prove (33) by induction. We already have
holds for all i = 1, 2, . . . , k + F as the induction hypothesis. It then follows from (32), the induction hypothesis, and (29) that
Finally, for the special case thatd i = d (i) , i = 1, 2, . . . , M − F , we have from (31), (33), j ≤ M − F , and (30) that
The proof is completed.
The following corollary follows directly from Theorem 7 and Example 6. 
IV. AN OPTIMAL CONSTRUCTION OF A FAULT TOLERANT LINEAR DECOMPRESSOR
The mirror image of an SDL element is an SDL element that reverses the direction of every link in the original SDL element. By so doing, the inputs (resp. outputs) of the original SDL element become the outputs (resp. inputs) of its mirror image. It is obvious that if a sample path can be realized by an SDL element, then its time reversed sample path can also be realized by the mirror image of the SDL element
The mirror image of a linear compressor is called a linear decompressor in [25] 
for all n, and the following inverse monotone and consecutive condition: Suppose a linear decompressor with maximum delay d is constructed by using M scaled optical memory cells. As for a linear compressor, its efficiency ρ is defined as
As a linear decompressor is the mirror image of a linear compressor, the construction in Figure 7 can be operated as a linear decompressor and the optimal construction efficiency is achieved by the generalized Fiboncacci sequence as stated in the following theorem and its corollary.
Theorem 10 Let
Suppose that the network element in Figure 7 is started from an empty system and all the optical memory cells in Figure 7 are fault/bypass optical memory cells.
. . , F + 1, and 
V. CONCLUSIONS
In this paper, we have considered SDL constructions of fault tolerant linear compressors and linear decompressors. The basic network element for our constructions is scaled optical memory cell, which is constructed by a 2 × 2 optical crossbar switch and a fiber delay line. Such consideration of fault tolerant capability is extremely important and challenging from a practical point of view as otherwise the linear compressors and linear decompressors may fail to function properly even when a single scaled optical memory cell is broken.
We first provided a two-stage construction of a linear compressor. Such a two-stage construction was recursively expanded to give a multistage construction of a self-routing linear compressor by a concatenation of scaled optical memory cells. We have shown that if the delays d 1 , d 2 , . . . , d M satisfy the condition in (A1), then our multistage construction can be operated as a self-routing linear compressor with maximum delay to F faulty scaled optical memory cells by using M scaled optical memory cells. Similar results were also obtained for the constructions of fault tolerant linear decompressors.
One of the authors' recent related research problems is on the constructions of fault tolerant optical 2-to-1 FIFO multiplexers. For this, we have considered the feedback system in our previous work [20] . In [20] , we have obtained a necessary and sufficient condition on the delays of the fiber delay lines in the feedback system so that it can be operated as an optical 2-to-1 FIFO multiplexer. Our results show that under a more general condition on the delays of the fiber delay lines, the feedback system can be operated as an optical 2-to-1 FIFO multiplexer when some of the fibers are broken. Results along this line are reported in [28] .
